dd75d78491d4f35284e3da08dfd330cc6063e96c
Two fixes for the failing STA (Codex-reviewed): 1. gs_texture_unit lerp8: remove the dead 0/255 clamp. For 8-bit taps and f in 0..15, a+floor((b-a)*f/16) is always in [0,255], so the clamp never fired - but its comparators formed a 161-node combinational loop that failed design-clock setup by 42 ps (tap[0][11] -> tex_cache_sel_q). Functionally identical (tb_gs_texture_bilinear + texture TBs bit-identical PASS). 2. SDC: relax the u_zc_emit gray-code CDC max_skew 2.0 -> 2.5 ns. Post-fog placement pushed actual skew to 2.010 ns (fails 2.0 by ~10 ps). Real ceiling is the 3.225 ns EMIF period (one gray bit in flight); 2.5 clears the miss and stays well under it. Documented relax of a conservative round number. Acceptance (owner fit): no comb-loop warning, no tap->tex_cache_sel_q path, all setup + max_skew slacks >= 0. Co-Authored-By: Claude Opus 4.8 (1M context) <noreply@anthropic.com>
retroDE_ps2 Planning Docs
This directory is the working design scaffold for the PS2 core.
Purpose:
- define the intended repository shape before RTL lands,
- define subsystem boundaries before implementation choices harden,
- document what each block owns, what crosses the boundary, and how we will validate it.
Recommended reading order:
- repo_layout.md
- phase0_checklist.md
- contracts/README.md
- stub_module_plan.md
- wave2_dma_gif_plan.md
- wave25_memory_backed_dma_plan.md
- wave26_multi_beat_dma_plan.md
Relationship to references/:
references/is the research library.docs/is the project-definition layer.
Rule of thumb:
- If a file explains PS2 hardware as it exists, it belongs under
references/. - If a file explains how
retroDE_ps2intends to model, partition, or validate that hardware, it belongs underdocs/.
Description
Languages
SystemVerilog
75.5%
Verilog
15.4%
Tcl
4.7%
HTML
1.1%
Python
1%
Other
2.3%