ec82764bef
RTL (GS rasterizer, EE core stub, platform bridge, LPDDR4B path), sim regression (272 TBs), docs, and tooling. Copyrighted PS2 content (BIOS, game code, GS dumps, and all dump-derived textures/traces) is excluded via .gitignore and stays local. Co-Authored-By: Claude Opus 4.8 <noreply@anthropic.com>
35 lines
1.4 KiB
Tcl
35 lines
1.4 KiB
Tcl
# (C) 2001-2026 Intel Corporation. All rights reserved.
|
|
# Your use of Intel Corporation's design tools, logic functions and
|
|
# other software and tools, and its AMPP partner logic functions, and
|
|
# any output files any of the foregoing (including device programming
|
|
# or simulation files), and any associated documentation or information
|
|
# are expressly subject to the terms and conditions of the Intel
|
|
# Program License Subscription Agreement, Intel MegaCore Function
|
|
# License Agreement, or other applicable license agreement, including,
|
|
# without limitation, that your use is for the sole purpose of
|
|
# programming logic devices manufactured by Intel and sold by Intel
|
|
# or its authorized distributors. Please refer to the applicable
|
|
# agreement for further details.
|
|
|
|
# ACDS 26.1 110 linux 2026.04.08.10:52:56
|
|
# ----------------------------------------
|
|
# Auto-generated simulation script run_rivierapro_setup.tcl
|
|
# ----------------------------------------
|
|
# This script provides commands to run the rivierapro_setup.tcl script for the following IP detected in
|
|
# your Quartus project:
|
|
# qsys_top
|
|
#
|
|
#
|
|
# Intel recommends that you source this Quartus-generated IP simulation
|
|
# script to compile, elab and run the design without any customization.
|
|
# For customization, please follow the steps mentioned in rivierapro_setup.tcl.
|
|
|
|
if ![info exists QSYS_SIMDIR] {
|
|
set QSYS_SIMDIR "./../"
|
|
}
|
|
|
|
source $QSYS_SIMDIR/aldec/rivierapro_setup.tcl
|
|
ld
|
|
run -all
|
|
quit
|