ec82764bef
RTL (GS rasterizer, EE core stub, platform bridge, LPDDR4B path), sim regression (272 TBs), docs, and tooling. Copyrighted PS2 content (BIOS, game code, GS dumps, and all dump-derived textures/traces) is excluded via .gitignore and stays local. Co-Authored-By: Claude Opus 4.8 <noreply@anthropic.com>
1420 lines
38 KiB
HTML
1420 lines
38 KiB
HTML
<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
|
|
|
|
<html xmlns="http://www.w3.org/1999/xhtml">
|
|
<head>
|
|
<title>datasheet for qsys_top</title>
|
|
<style type="text/css">
|
|
body { font-family:arial ;}
|
|
a { text-decoration:underline ; color:#003000 ;}
|
|
a:hover { text-decoration:underline ; color:0030f0 ;}
|
|
td { padding : 5px ;}
|
|
table.topTitle { width:100% ;}
|
|
table.topTitle td.l { text-align:left ; font-weight: bold ; font-size:30px ;}
|
|
table.topTitle td.r { text-align:right ; font-weight: bold ; font-size:16px ;}
|
|
table.blueBar { width : 100% ; border-spacing : 0px ;}
|
|
table.blueBar td { background:#0036ff ; font-size:12px ; color : white ; text-align : left ; font-weight : bold ;}
|
|
table.blueBar td.l { text-align : left ;}
|
|
table.blueBar td.r { text-align : right ;}
|
|
table.items { width:100% ; border-collapse:collapse ;}
|
|
table.items td.label { font-weight:bold ; font-size:16px ; vertical-align:top ;}
|
|
table.items td.mono { font-family:courier ; font-size:12px ; white-space:pre ;}
|
|
div.label { font-weight:bold ; font-size:16px ; vertical-align:top ; text-align:center ;}
|
|
table.grid { border-collapse:collapse ;}
|
|
table.grid td { border:1px solid #bbb ; font-size:12px ;}
|
|
body { font-family:arial ;}
|
|
table.x { font-family:courier ; border-collapse:collapse ; padding:2px ;}
|
|
table.x td { border:1px solid #bbb ;}
|
|
td.tableTitle { font-weight:bold ; text-align:center ;}
|
|
table.grid { border-collapse:collapse ;}
|
|
table.grid td { border:1px solid #bbb ;}
|
|
table.grid td.tableTitle { font-weight:bold ; text-align:center ;}
|
|
table.mmap { border-collapse:collapse ; text-size:11px ; border:1px solid #d8d8d8 ;}
|
|
table.mmap td { border-color:#d8d8d8 ; border-width:1px ; border-style:solid ;}
|
|
table.mmap td.empty { border-style:none ; background-color:#f0f0f0 ;}
|
|
table.mmap td.slavemodule { text-align:left ; font-size:11px ; border-style:solid solid none solid ;}
|
|
table.mmap td.slavem { text-align:right ; font-size:9px ; font-style:italic ; border-style:none solid none solid ;}
|
|
table.mmap td.slaveb { text-align:right ; font-size:9px ; font-style:italic ; border-style:none solid solid solid ;}
|
|
table.mmap td.mastermodule { text-align:center ; font-size:11px ; border-style:solid solid none solid ;}
|
|
table.mmap td.masterlr { text-align:center ; font-size:9px ; font-style:italic ; border-style:none solid solid solid ;}
|
|
table.mmap td.masterl { text-align:center ; font-size:9px ; font-style:italic ; border-style:none none solid solid ;}
|
|
table.mmap td.masterm { text-align:center ; font-size:9px ; font-style:italic ; border-style:none none solid none ;}
|
|
table.mmap td.masterr { text-align:center ; font-size:9px ; font-style:italic ; border-style:none solid solid none ;}
|
|
table.mmap td.addr { font-family:courier ; font-size:9px ; text-align:right ;}
|
|
table.connectionboxes { border-collapse:separate ; border-spacing:0px ; font-family:arial ;}
|
|
table.connectionboxes td.from { border-bottom:1px solid black ; font-size:9px ; font-style:italic ; vertical-align:bottom ; text-align:left ;}
|
|
table.connectionboxes td.to { font-size:9px ; font-style:italic ; vertical-align:top ; text-align:right ;}
|
|
table.connectionboxes td.lefthandwire { border-bottom:1px solid black ; font-size:9px ; font-style:italic ; vertical-align:bottom ; text-align:right ;}
|
|
table.connectionboxes td.righthandwire { border-bottom:1px solid black ; font-size:9px ; font-style:italic ; vertical-align:bottom ; text-align:left ;}
|
|
table.connectionboxes td.righthandlabel { font-size:11px ; vertical-align:bottom ; text-align:left ;}
|
|
table.connectionboxes td.neighbor { padding:3px ; border:1px solid black ; font-size: 11px ; background:#e8e8e8 ; vertical-align:center ; text-align:center ;}
|
|
table.connectionboxes td.main { padding:8px ; border:1px solid black ; font-size: 14px ; font-weight:bold ; background:#ffffff ; vertical-align:center ; text-align:center ;}
|
|
.parametersbox { border:1px solid #d0d0d0 ; display:inline-block ; max-height:160px ; overflow:auto ; width:360px ; font-size:10px ;}
|
|
.flowbox { display:inline-block ;}
|
|
.parametersbox table { font-size:10px ;}
|
|
td.parametername { font-style:italic ;}
|
|
td.parametervalue { font-weight:bold ;}
|
|
div.greydiv { vertical-align:top ; text-align:center ; background:#eeeeee ; border-top:1px solid #707070 ; border-bottom:1px solid #707070 ; padding:20px ; margin:20px ; width:auto ;}</style>
|
|
</head>
|
|
<body>
|
|
<table class="topTitle">
|
|
<tr>
|
|
<td class="l">qsys_top</td>
|
|
<td class="r">
|
|
<br/>
|
|
<br/>
|
|
</td>
|
|
</tr>
|
|
</table>
|
|
<table class="blueBar">
|
|
<tr>
|
|
<td class="l">2026.05.11.21:03:53</td>
|
|
<td class="r">Datasheet</td>
|
|
</tr>
|
|
</table>
|
|
<div style="width:100% ; height:10px"> </div>
|
|
<div class="label">Overview</div>
|
|
<div class="greydiv">
|
|
<div style="display:inline-block ; text-align:left">
|
|
<table class="connectionboxes">
|
|
<tr style="height:6px">
|
|
<td></td>
|
|
</tr>
|
|
</table>
|
|
</div><span style="display:inline-block ; width:28px"> </span>
|
|
<div style="display:inline-block ; text-align:left"><span>Processor
|
|
<br/>  
|
|
<a href="#module_subsys_hps_agilex_hps"><b>subsys_hps_agilex_hps</b>
|
|
</a> sm_hps 13.0.0
|
|
<br/>All Components
|
|
<br/>  
|
|
<a href="#module_subsys_periph"><b>subsys_periph</b>
|
|
</a> peripheral_subsys 1.0
|
|
<br/>  
|
|
<a href="#module_subsys_periph_button_pio"><b>subsys_periph_button_pio</b>
|
|
</a> altera_avalon_pio 19.2.3
|
|
<br/>  
|
|
<a href="#module_subsys_periph_dipsw_pio"><b>subsys_periph_dipsw_pio</b>
|
|
</a> altera_avalon_pio 19.2.3
|
|
<br/>  
|
|
<a href="#module_subsys_periph_led_pio"><b>subsys_periph_led_pio</b>
|
|
</a> altera_avalon_pio 19.2.3
|
|
<br/>  
|
|
<a href="#module_subsys_periph_pb_cpu_0"><b>subsys_periph_pb_cpu_0</b>
|
|
</a> altera_avalon_mm_bridge 20.1.0
|
|
<br/>  
|
|
<a href="#module_subsys_periph_sysid"><b>subsys_periph_sysid</b>
|
|
</a> altera_avalon_sysid_qsys 19.1.7</span>
|
|
</div>
|
|
</div>
|
|
<div style="width:100% ; height:10px"> </div>
|
|
<div class="label">Memory Map</div>
|
|
<table class="mmap">
|
|
<tr>
|
|
<td class="empty" rowspan="2"></td>
|
|
<td class="mastermodule" colspan="2">
|
|
<a href="#module_subsys_hps"><b>subsys_hps</b>
|
|
</a>
|
|
</td>
|
|
<td class="mastermodule" colspan="2">
|
|
<a href="#module_subsys_hps_agilex_hps"><b>subsys_hps_agilex_hps</b>
|
|
</a>
|
|
</td>
|
|
<td class="mastermodule" colspan="1">
|
|
<a href="#module_subsys_periph_pb_cpu_0"><b>subsys_periph_pb_cpu_0</b>
|
|
</a>
|
|
</td>
|
|
</tr>
|
|
<tr>
|
|
<td class="masterl"> hps2fpga</td>
|
|
<td class="masterr"> lwhps2fpga</td>
|
|
<td class="masterl"> hps2fpga</td>
|
|
<td class="masterr"> lwhps2fpga</td>
|
|
<td class="masterlr"> m0</td>
|
|
</tr>
|
|
<tr>
|
|
<td class="slavemodule"> 
|
|
<a href="#module_subsys_hps"><b>subsys_hps</b>
|
|
</a>
|
|
</td>
|
|
<td class="empty"></td>
|
|
<td class="empty"></td>
|
|
<td class="empty"></td>
|
|
<td class="empty"></td>
|
|
<td class="empty"></td>
|
|
</tr>
|
|
<tr>
|
|
<td class="slaveb">f2sdram </td>
|
|
<td class="empty"></td>
|
|
<td class="empty"></td>
|
|
<td class="empty"></td>
|
|
<td class="empty"></td>
|
|
<td class="empty"></td>
|
|
</tr>
|
|
<tr>
|
|
<td class="slavemodule"> 
|
|
<a href="#module_subsys_hps_agilex_hps"><b>subsys_hps_agilex_hps</b>
|
|
</a>
|
|
</td>
|
|
<td class="empty"></td>
|
|
<td class="empty"></td>
|
|
<td class="empty"></td>
|
|
<td class="empty"></td>
|
|
<td class="empty"></td>
|
|
</tr>
|
|
<tr>
|
|
<td class="slaveb">f2sdram </td>
|
|
<td class="empty"></td>
|
|
<td class="empty"></td>
|
|
<td class="empty"></td>
|
|
<td class="empty"></td>
|
|
<td class="empty"></td>
|
|
</tr>
|
|
<tr>
|
|
<td class="slavemodule"> 
|
|
<a href="#module_subsys_periph"><b>subsys_periph</b>
|
|
</a>
|
|
</td>
|
|
<td class="empty"></td>
|
|
<td class="empty"></td>
|
|
<td class="empty"></td>
|
|
<td class="empty"></td>
|
|
<td class="empty"></td>
|
|
</tr>
|
|
<tr>
|
|
<td class="slaveb">pb_cpu_0_s0 </td>
|
|
<td class="empty"></td>
|
|
<td class="empty"></td>
|
|
<td class="empty"></td>
|
|
<td class="empty"></td>
|
|
<td class="empty"></td>
|
|
</tr>
|
|
<tr>
|
|
<td class="slavemodule"> 
|
|
<a href="#module_subsys_periph_button_pio"><b>subsys_periph_button_pio</b>
|
|
</a>
|
|
</td>
|
|
<td class="empty"></td>
|
|
<td class="empty"></td>
|
|
<td class="empty"></td>
|
|
<td class="empty"></td>
|
|
<td class="empty"></td>
|
|
</tr>
|
|
<tr>
|
|
<td class="slaveb">s1 </td>
|
|
<td class="empty"></td>
|
|
<td>0x0001_0060 - 0x0001_006f</td>
|
|
<td class="empty"></td>
|
|
<td>0x0001_0060 - 0x0001_006f</td>
|
|
<td>0x0001_0060 - 0x0001_006f</td>
|
|
</tr>
|
|
<tr>
|
|
<td class="slavemodule"> 
|
|
<a href="#module_subsys_periph_dipsw_pio"><b>subsys_periph_dipsw_pio</b>
|
|
</a>
|
|
</td>
|
|
<td class="empty"></td>
|
|
<td class="empty"></td>
|
|
<td class="empty"></td>
|
|
<td class="empty"></td>
|
|
<td class="empty"></td>
|
|
</tr>
|
|
<tr>
|
|
<td class="slaveb">s1 </td>
|
|
<td class="empty"></td>
|
|
<td>0x0001_0070 - 0x0001_007f</td>
|
|
<td class="empty"></td>
|
|
<td>0x0001_0070 - 0x0001_007f</td>
|
|
<td>0x0001_0070 - 0x0001_007f</td>
|
|
</tr>
|
|
<tr>
|
|
<td class="slavemodule"> 
|
|
<a href="#module_subsys_periph_led_pio"><b>subsys_periph_led_pio</b>
|
|
</a>
|
|
</td>
|
|
<td class="empty"></td>
|
|
<td class="empty"></td>
|
|
<td class="empty"></td>
|
|
<td class="empty"></td>
|
|
<td class="empty"></td>
|
|
</tr>
|
|
<tr>
|
|
<td class="slaveb">s1 </td>
|
|
<td class="empty"></td>
|
|
<td>0x0001_0080 - 0x0001_008f</td>
|
|
<td class="empty"></td>
|
|
<td>0x0001_0080 - 0x0001_008f</td>
|
|
<td>0x0001_0080 - 0x0001_008f</td>
|
|
</tr>
|
|
<tr>
|
|
<td class="slavemodule"> 
|
|
<a href="#module_subsys_periph_pb_cpu_0"><b>subsys_periph_pb_cpu_0</b>
|
|
</a>
|
|
</td>
|
|
<td class="empty"></td>
|
|
<td class="empty"></td>
|
|
<td class="empty"></td>
|
|
<td class="empty"></td>
|
|
<td class="empty"></td>
|
|
</tr>
|
|
<tr>
|
|
<td class="slaveb">s0 </td>
|
|
<td class="empty"></td>
|
|
<td>0x0000_0000 - 0x0001_ffff</td>
|
|
<td class="empty"></td>
|
|
<td>0x0000_0000 - 0x0001_ffff</td>
|
|
<td class="empty"></td>
|
|
</tr>
|
|
<tr>
|
|
<td class="slavemodule"> 
|
|
<a href="#module_subsys_periph_sysid"><b>subsys_periph_sysid</b>
|
|
</a>
|
|
</td>
|
|
<td class="empty"></td>
|
|
<td class="empty"></td>
|
|
<td class="empty"></td>
|
|
<td class="empty"></td>
|
|
<td class="empty"></td>
|
|
</tr>
|
|
<tr>
|
|
<td class="slaveb">control_slave </td>
|
|
<td class="empty"></td>
|
|
<td>0x0001_0000 - 0x0001_0007</td>
|
|
<td class="empty"></td>
|
|
<td>0x0001_0000 - 0x0001_0007</td>
|
|
<td>0x0001_0000 - 0x0001_0007</td>
|
|
</tr>
|
|
</table>
|
|
<a name="module_clk_100"> </a>
|
|
<div>
|
|
<hr/>
|
|
<h2>clk_100</h2>altera_clock_bridge v19.2.0
|
|
<br/>
|
|
<br/>
|
|
<br/>
|
|
<table class="flowbox">
|
|
<tr>
|
|
<td class="parametersbox">
|
|
<h2>Parameters</h2>
|
|
<table>
|
|
<tr>
|
|
<td class="parametername">generateLegacySim</td>
|
|
<td class="parametervalue">false</td>
|
|
</tr>
|
|
</table>
|
|
</td>
|
|
</tr>
|
|
</table>  
|
|
<table class="flowbox">
|
|
<tr>
|
|
<td class="parametersbox">
|
|
<h2>Software Assignments</h2>(none)</td>
|
|
</tr>
|
|
</table>
|
|
</div>
|
|
<a name="module_rst_in"> </a>
|
|
<div>
|
|
<hr/>
|
|
<h2>rst_in</h2>altera_reset_bridge v19.2.0
|
|
<br/>
|
|
<br/>
|
|
<br/>
|
|
<table class="flowbox">
|
|
<tr>
|
|
<td class="parametersbox">
|
|
<h2>Parameters</h2>
|
|
<table>
|
|
<tr>
|
|
<td class="parametername">generateLegacySim</td>
|
|
<td class="parametervalue">false</td>
|
|
</tr>
|
|
</table>
|
|
</td>
|
|
</tr>
|
|
</table>  
|
|
<table class="flowbox">
|
|
<tr>
|
|
<td class="parametersbox">
|
|
<h2>Software Assignments</h2>(none)</td>
|
|
</tr>
|
|
</table>
|
|
</div>
|
|
<a name="module_user_rst_clkgate_0"> </a>
|
|
<div>
|
|
<hr/>
|
|
<h2>user_rst_clkgate_0</h2>intel_user_rst_clkgate v1.0.1
|
|
<br/>
|
|
<br/>
|
|
<br/>
|
|
<table class="flowbox">
|
|
<tr>
|
|
<td class="parametersbox">
|
|
<h2>Parameters</h2>
|
|
<table>
|
|
<tr>
|
|
<td class="parametername">generateLegacySim</td>
|
|
<td class="parametervalue">false</td>
|
|
</tr>
|
|
</table>
|
|
</td>
|
|
</tr>
|
|
</table>  
|
|
<table class="flowbox">
|
|
<tr>
|
|
<td class="parametersbox">
|
|
<h2>Software Assignments</h2>(none)</td>
|
|
</tr>
|
|
</table>
|
|
</div>
|
|
<a name="module_subsys_hps"> </a>
|
|
<div>
|
|
<hr/>
|
|
<h2>subsys_hps</h2>hps_subsys v1.0
|
|
<br/>
|
|
<br/>
|
|
<br/>
|
|
<table class="flowbox">
|
|
<tr>
|
|
<td class="parametersbox">
|
|
<h2>Parameters</h2>
|
|
<table>
|
|
<tr>
|
|
<td class="parametername">generateLegacySim</td>
|
|
<td class="parametervalue">false</td>
|
|
</tr>
|
|
</table>
|
|
</td>
|
|
</tr>
|
|
</table>  
|
|
<table class="flowbox">
|
|
<tr>
|
|
<td class="parametersbox">
|
|
<h2>Software Assignments</h2>(none)</td>
|
|
</tr>
|
|
</table>
|
|
</div>
|
|
<a name="module_subsys_hps_agilex_hps"> </a>
|
|
<div>
|
|
<hr/>
|
|
<h2>subsys_hps_agilex_hps</h2>intel_agilex_5_soc v13.0.0
|
|
<br/>
|
|
<div class="greydiv">
|
|
<table class="connectionboxes">
|
|
<tr>
|
|
<td class="neighbor" rowspan="2">
|
|
<a href="#module_subsys_hps_emif_hps">subsys_hps_emif_hps</a>
|
|
</td>
|
|
<td class="from">io96b0_to_hps  </td>
|
|
<td class="main" rowspan="24">subsys_hps_agilex_hps</td>
|
|
</tr>
|
|
<tr>
|
|
<td class="to">  io96b0_to_hps</td>
|
|
</tr>
|
|
<tr style="height:6px">
|
|
<td></td>
|
|
</tr>
|
|
<tr>
|
|
<td class="neighbor" rowspan="6">
|
|
<a href="#module_clk_100">clk_100</a>
|
|
</td>
|
|
<td class="from">out_clk  </td>
|
|
</tr>
|
|
<tr>
|
|
<td class="to">  f2sdram_axi_clock</td>
|
|
</tr>
|
|
<tr>
|
|
<td class="from">out_clk  </td>
|
|
</tr>
|
|
<tr>
|
|
<td class="to">  hps2fpga_axi_clock</td>
|
|
</tr>
|
|
<tr>
|
|
<td class="from">out_clk  </td>
|
|
</tr>
|
|
<tr>
|
|
<td class="to">  lwhps2fpga_axi_clock</td>
|
|
</tr>
|
|
<tr style="height:6px">
|
|
<td></td>
|
|
</tr>
|
|
<tr>
|
|
<td class="neighbor" rowspan="6">
|
|
<a href="#module_rst_in">rst_in</a>
|
|
</td>
|
|
<td class="from">out_reset  </td>
|
|
</tr>
|
|
<tr>
|
|
<td class="to">  f2sdram_axi_reset</td>
|
|
</tr>
|
|
<tr>
|
|
<td class="from">out_reset  </td>
|
|
</tr>
|
|
<tr>
|
|
<td class="to">  hps2fpga_axi_reset</td>
|
|
</tr>
|
|
<tr>
|
|
<td class="from">out_reset  </td>
|
|
</tr>
|
|
<tr>
|
|
<td class="to">  lwhps2fpga_axi_reset</td>
|
|
</tr>
|
|
<tr>
|
|
<td></td>
|
|
<td></td>
|
|
<td class="from">lwhps2fpga  </td>
|
|
<td class="neighbor" rowspan="2">
|
|
<a href="#module_subsys_periph_pb_cpu_0">subsys_periph_pb_cpu_0</a>
|
|
</td>
|
|
</tr>
|
|
<tr>
|
|
<td></td>
|
|
<td></td>
|
|
<td class="to">  s0</td>
|
|
</tr>
|
|
<tr style="height:6px">
|
|
<td></td>
|
|
</tr>
|
|
<tr>
|
|
<td></td>
|
|
<td></td>
|
|
<td class="from">fpga2hps_interrupt_irq0  </td>
|
|
<td class="neighbor" rowspan="2">
|
|
<a href="#module_subsys_periph_button_pio">subsys_periph_button_pio</a>
|
|
</td>
|
|
</tr>
|
|
<tr>
|
|
<td></td>
|
|
<td></td>
|
|
<td class="to">  irq</td>
|
|
</tr>
|
|
<tr style="height:6px">
|
|
<td></td>
|
|
</tr>
|
|
<tr>
|
|
<td></td>
|
|
<td></td>
|
|
<td class="from">fpga2hps_interrupt_irq0  </td>
|
|
<td class="neighbor" rowspan="2">
|
|
<a href="#module_subsys_periph_dipsw_pio">subsys_periph_dipsw_pio</a>
|
|
</td>
|
|
</tr>
|
|
<tr>
|
|
<td></td>
|
|
<td></td>
|
|
<td class="to">  irq</td>
|
|
</tr>
|
|
</table>
|
|
</div>
|
|
<br/>
|
|
<br/>
|
|
<table class="flowbox">
|
|
<tr>
|
|
<td class="parametersbox">
|
|
<h2>Parameters</h2>
|
|
<table>
|
|
<tr>
|
|
<td class="parametername">generateLegacySim</td>
|
|
<td class="parametervalue">false</td>
|
|
</tr>
|
|
</table>
|
|
</td>
|
|
</tr>
|
|
</table>  
|
|
<table class="flowbox">
|
|
<tr>
|
|
<td class="parametersbox">
|
|
<h2>Software Assignments</h2>
|
|
<table>
|
|
<tr>
|
|
<td class="parametername">CPU_FREQ</td>
|
|
<td class="parametervalue">50000000u</td>
|
|
</tr>
|
|
</table>
|
|
</td>
|
|
</tr>
|
|
</table>
|
|
</div>
|
|
<a name="module_subsys_hps_emif_hps"> </a>
|
|
<div>
|
|
<hr/>
|
|
<h2>subsys_hps_emif_hps</h2>emif_io96b_hps v4.0.0
|
|
<br/>
|
|
<br/>
|
|
<br/>
|
|
<table class="flowbox">
|
|
<tr>
|
|
<td class="parametersbox">
|
|
<h2>Parameters</h2>
|
|
<table>
|
|
<tr>
|
|
<td class="parametername">generateLegacySim</td>
|
|
<td class="parametervalue">false</td>
|
|
</tr>
|
|
</table>
|
|
</td>
|
|
</tr>
|
|
</table>  
|
|
<table class="flowbox">
|
|
<tr>
|
|
<td class="parametersbox">
|
|
<h2>Software Assignments</h2>(none)</td>
|
|
</tr>
|
|
</table>
|
|
</div>
|
|
<a name="module_subsys_periph"> </a>
|
|
<div>
|
|
<hr/>
|
|
<h2>subsys_periph</h2>peripheral_subsys v1.0
|
|
<br/>
|
|
<br/>
|
|
<br/>
|
|
<table class="flowbox">
|
|
<tr>
|
|
<td class="parametersbox">
|
|
<h2>Parameters</h2>
|
|
<table>
|
|
<tr>
|
|
<td class="parametername">generateLegacySim</td>
|
|
<td class="parametervalue">false</td>
|
|
</tr>
|
|
</table>
|
|
</td>
|
|
</tr>
|
|
</table>  
|
|
<table class="flowbox">
|
|
<tr>
|
|
<td class="parametersbox">
|
|
<h2>Software Assignments</h2>(none)</td>
|
|
</tr>
|
|
</table>
|
|
</div>
|
|
<a name="module_subsys_periph_button_pio"> </a>
|
|
<div>
|
|
<hr/>
|
|
<h2>subsys_periph_button_pio</h2>altera_avalon_pio v19.2.3
|
|
<br/>
|
|
<div class="greydiv">
|
|
<table class="connectionboxes">
|
|
<tr>
|
|
<td class="neighbor" rowspan="2">
|
|
<a href="#module_subsys_periph_pb_cpu_0">subsys_periph_pb_cpu_0</a>
|
|
</td>
|
|
<td class="from">m0  </td>
|
|
<td class="main" rowspan="11">subsys_periph_button_pio</td>
|
|
</tr>
|
|
<tr>
|
|
<td class="to">  s1</td>
|
|
</tr>
|
|
<tr style="height:6px">
|
|
<td></td>
|
|
</tr>
|
|
<tr>
|
|
<td class="neighbor" rowspan="2">
|
|
<a href="#module_subsys_periph_periph_clk">subsys_periph_periph_clk</a>
|
|
</td>
|
|
<td class="from">out_clk  </td>
|
|
</tr>
|
|
<tr>
|
|
<td class="to">  clk</td>
|
|
</tr>
|
|
<tr style="height:6px">
|
|
<td></td>
|
|
</tr>
|
|
<tr>
|
|
<td class="neighbor" rowspan="2">
|
|
<a href="#module_subsys_periph_periph_rst_in">subsys_periph_periph_rst_in</a>
|
|
</td>
|
|
<td class="from">out_reset  </td>
|
|
</tr>
|
|
<tr>
|
|
<td class="to">  reset</td>
|
|
</tr>
|
|
<tr style="height:6px">
|
|
<td></td>
|
|
</tr>
|
|
<tr>
|
|
<td class="neighbor" rowspan="2">
|
|
<a href="#module_subsys_hps_agilex_hps">subsys_hps_agilex_hps</a>
|
|
</td>
|
|
<td class="from">fpga2hps_interrupt_irq0  </td>
|
|
</tr>
|
|
<tr>
|
|
<td class="to">  irq</td>
|
|
</tr>
|
|
</table>
|
|
</div>
|
|
<br/>
|
|
<br/>
|
|
<table class="flowbox">
|
|
<tr>
|
|
<td class="parametersbox">
|
|
<h2>Parameters</h2>
|
|
<table>
|
|
<tr>
|
|
<td class="parametername">generateLegacySim</td>
|
|
<td class="parametervalue">false</td>
|
|
</tr>
|
|
</table>
|
|
</td>
|
|
</tr>
|
|
</table>  
|
|
<table class="flowbox">
|
|
<tr>
|
|
<td class="parametersbox">
|
|
<h2>Software Assignments</h2>
|
|
<table>
|
|
<tr>
|
|
<td class="parametername">BIT_CLEARING_EDGE_REGISTER</td>
|
|
<td class="parametervalue">1</td>
|
|
</tr>
|
|
<tr>
|
|
<td class="parametername">BIT_MODIFYING_OUTPUT_REGISTER</td>
|
|
<td class="parametervalue">0</td>
|
|
</tr>
|
|
<tr>
|
|
<td class="parametername">CAPTURE</td>
|
|
<td class="parametervalue">1</td>
|
|
</tr>
|
|
<tr>
|
|
<td class="parametername">DATA_WIDTH</td>
|
|
<td class="parametervalue">4</td>
|
|
</tr>
|
|
<tr>
|
|
<td class="parametername">DO_TEST_BENCH_WIRING</td>
|
|
<td class="parametervalue">0</td>
|
|
</tr>
|
|
<tr>
|
|
<td class="parametername">DRIVEN_SIM_VALUE</td>
|
|
<td class="parametervalue">0</td>
|
|
</tr>
|
|
<tr>
|
|
<td class="parametername">EDGE_TYPE</td>
|
|
<td class="parametervalue">FALLING</td>
|
|
</tr>
|
|
<tr>
|
|
<td class="parametername">FREQ</td>
|
|
<td class="parametervalue">100000000</td>
|
|
</tr>
|
|
<tr>
|
|
<td class="parametername">HAS_IN</td>
|
|
<td class="parametervalue">1</td>
|
|
</tr>
|
|
<tr>
|
|
<td class="parametername">HAS_OUT</td>
|
|
<td class="parametervalue">0</td>
|
|
</tr>
|
|
<tr>
|
|
<td class="parametername">HAS_TRI</td>
|
|
<td class="parametervalue">0</td>
|
|
</tr>
|
|
<tr>
|
|
<td class="parametername">IRQ_TYPE</td>
|
|
<td class="parametervalue">EDGE</td>
|
|
</tr>
|
|
<tr>
|
|
<td class="parametername">RESET_VALUE</td>
|
|
<td class="parametervalue">0</td>
|
|
</tr>
|
|
</table>
|
|
</td>
|
|
</tr>
|
|
</table>
|
|
</div>
|
|
<a name="module_subsys_periph_dipsw_pio"> </a>
|
|
<div>
|
|
<hr/>
|
|
<h2>subsys_periph_dipsw_pio</h2>altera_avalon_pio v19.2.3
|
|
<br/>
|
|
<div class="greydiv">
|
|
<table class="connectionboxes">
|
|
<tr>
|
|
<td class="neighbor" rowspan="2">
|
|
<a href="#module_subsys_periph_pb_cpu_0">subsys_periph_pb_cpu_0</a>
|
|
</td>
|
|
<td class="from">m0  </td>
|
|
<td class="main" rowspan="11">subsys_periph_dipsw_pio</td>
|
|
</tr>
|
|
<tr>
|
|
<td class="to">  s1</td>
|
|
</tr>
|
|
<tr style="height:6px">
|
|
<td></td>
|
|
</tr>
|
|
<tr>
|
|
<td class="neighbor" rowspan="2">
|
|
<a href="#module_subsys_periph_periph_clk">subsys_periph_periph_clk</a>
|
|
</td>
|
|
<td class="from">out_clk  </td>
|
|
</tr>
|
|
<tr>
|
|
<td class="to">  clk</td>
|
|
</tr>
|
|
<tr style="height:6px">
|
|
<td></td>
|
|
</tr>
|
|
<tr>
|
|
<td class="neighbor" rowspan="2">
|
|
<a href="#module_subsys_periph_periph_rst_in">subsys_periph_periph_rst_in</a>
|
|
</td>
|
|
<td class="from">out_reset  </td>
|
|
</tr>
|
|
<tr>
|
|
<td class="to">  reset</td>
|
|
</tr>
|
|
<tr style="height:6px">
|
|
<td></td>
|
|
</tr>
|
|
<tr>
|
|
<td class="neighbor" rowspan="2">
|
|
<a href="#module_subsys_hps_agilex_hps">subsys_hps_agilex_hps</a>
|
|
</td>
|
|
<td class="from">fpga2hps_interrupt_irq0  </td>
|
|
</tr>
|
|
<tr>
|
|
<td class="to">  irq</td>
|
|
</tr>
|
|
</table>
|
|
</div>
|
|
<br/>
|
|
<br/>
|
|
<table class="flowbox">
|
|
<tr>
|
|
<td class="parametersbox">
|
|
<h2>Parameters</h2>
|
|
<table>
|
|
<tr>
|
|
<td class="parametername">generateLegacySim</td>
|
|
<td class="parametervalue">false</td>
|
|
</tr>
|
|
</table>
|
|
</td>
|
|
</tr>
|
|
</table>  
|
|
<table class="flowbox">
|
|
<tr>
|
|
<td class="parametersbox">
|
|
<h2>Software Assignments</h2>
|
|
<table>
|
|
<tr>
|
|
<td class="parametername">BIT_CLEARING_EDGE_REGISTER</td>
|
|
<td class="parametervalue">1</td>
|
|
</tr>
|
|
<tr>
|
|
<td class="parametername">BIT_MODIFYING_OUTPUT_REGISTER</td>
|
|
<td class="parametervalue">0</td>
|
|
</tr>
|
|
<tr>
|
|
<td class="parametername">CAPTURE</td>
|
|
<td class="parametervalue">1</td>
|
|
</tr>
|
|
<tr>
|
|
<td class="parametername">DATA_WIDTH</td>
|
|
<td class="parametervalue">4</td>
|
|
</tr>
|
|
<tr>
|
|
<td class="parametername">DO_TEST_BENCH_WIRING</td>
|
|
<td class="parametervalue">0</td>
|
|
</tr>
|
|
<tr>
|
|
<td class="parametername">DRIVEN_SIM_VALUE</td>
|
|
<td class="parametervalue">0</td>
|
|
</tr>
|
|
<tr>
|
|
<td class="parametername">EDGE_TYPE</td>
|
|
<td class="parametervalue">FALLING</td>
|
|
</tr>
|
|
<tr>
|
|
<td class="parametername">FREQ</td>
|
|
<td class="parametervalue">100000000</td>
|
|
</tr>
|
|
<tr>
|
|
<td class="parametername">HAS_IN</td>
|
|
<td class="parametervalue">1</td>
|
|
</tr>
|
|
<tr>
|
|
<td class="parametername">HAS_OUT</td>
|
|
<td class="parametervalue">0</td>
|
|
</tr>
|
|
<tr>
|
|
<td class="parametername">HAS_TRI</td>
|
|
<td class="parametervalue">0</td>
|
|
</tr>
|
|
<tr>
|
|
<td class="parametername">IRQ_TYPE</td>
|
|
<td class="parametervalue">EDGE</td>
|
|
</tr>
|
|
<tr>
|
|
<td class="parametername">RESET_VALUE</td>
|
|
<td class="parametervalue">0</td>
|
|
</tr>
|
|
</table>
|
|
</td>
|
|
</tr>
|
|
</table>
|
|
</div>
|
|
<a name="module_subsys_periph_led_pio"> </a>
|
|
<div>
|
|
<hr/>
|
|
<h2>subsys_periph_led_pio</h2>altera_avalon_pio v19.2.3
|
|
<br/>
|
|
<div class="greydiv">
|
|
<table class="connectionboxes">
|
|
<tr>
|
|
<td class="neighbor" rowspan="2">
|
|
<a href="#module_subsys_periph_pb_cpu_0">subsys_periph_pb_cpu_0</a>
|
|
</td>
|
|
<td class="from">m0  </td>
|
|
<td class="main" rowspan="8">subsys_periph_led_pio</td>
|
|
</tr>
|
|
<tr>
|
|
<td class="to">  s1</td>
|
|
</tr>
|
|
<tr style="height:6px">
|
|
<td></td>
|
|
</tr>
|
|
<tr>
|
|
<td class="neighbor" rowspan="2">
|
|
<a href="#module_subsys_periph_periph_clk">subsys_periph_periph_clk</a>
|
|
</td>
|
|
<td class="from">out_clk  </td>
|
|
</tr>
|
|
<tr>
|
|
<td class="to">  clk</td>
|
|
</tr>
|
|
<tr style="height:6px">
|
|
<td></td>
|
|
</tr>
|
|
<tr>
|
|
<td class="neighbor" rowspan="2">
|
|
<a href="#module_subsys_periph_periph_rst_in">subsys_periph_periph_rst_in</a>
|
|
</td>
|
|
<td class="from">out_reset  </td>
|
|
</tr>
|
|
<tr>
|
|
<td class="to">  reset</td>
|
|
</tr>
|
|
</table>
|
|
</div>
|
|
<br/>
|
|
<br/>
|
|
<table class="flowbox">
|
|
<tr>
|
|
<td class="parametersbox">
|
|
<h2>Parameters</h2>
|
|
<table>
|
|
<tr>
|
|
<td class="parametername">generateLegacySim</td>
|
|
<td class="parametervalue">false</td>
|
|
</tr>
|
|
</table>
|
|
</td>
|
|
</tr>
|
|
</table>  
|
|
<table class="flowbox">
|
|
<tr>
|
|
<td class="parametersbox">
|
|
<h2>Software Assignments</h2>
|
|
<table>
|
|
<tr>
|
|
<td class="parametername">BIT_CLEARING_EDGE_REGISTER</td>
|
|
<td class="parametervalue">0</td>
|
|
</tr>
|
|
<tr>
|
|
<td class="parametername">BIT_MODIFYING_OUTPUT_REGISTER</td>
|
|
<td class="parametervalue">0</td>
|
|
</tr>
|
|
<tr>
|
|
<td class="parametername">CAPTURE</td>
|
|
<td class="parametervalue">0</td>
|
|
</tr>
|
|
<tr>
|
|
<td class="parametername">DATA_WIDTH</td>
|
|
<td class="parametervalue">3</td>
|
|
</tr>
|
|
<tr>
|
|
<td class="parametername">DO_TEST_BENCH_WIRING</td>
|
|
<td class="parametervalue">0</td>
|
|
</tr>
|
|
<tr>
|
|
<td class="parametername">DRIVEN_SIM_VALUE</td>
|
|
<td class="parametervalue">0</td>
|
|
</tr>
|
|
<tr>
|
|
<td class="parametername">EDGE_TYPE</td>
|
|
<td class="parametervalue">NONE</td>
|
|
</tr>
|
|
<tr>
|
|
<td class="parametername">FREQ</td>
|
|
<td class="parametervalue">100000000</td>
|
|
</tr>
|
|
<tr>
|
|
<td class="parametername">HAS_IN</td>
|
|
<td class="parametervalue">1</td>
|
|
</tr>
|
|
<tr>
|
|
<td class="parametername">HAS_OUT</td>
|
|
<td class="parametervalue">1</td>
|
|
</tr>
|
|
<tr>
|
|
<td class="parametername">HAS_TRI</td>
|
|
<td class="parametervalue">0</td>
|
|
</tr>
|
|
<tr>
|
|
<td class="parametername">IRQ_TYPE</td>
|
|
<td class="parametervalue">NONE</td>
|
|
</tr>
|
|
<tr>
|
|
<td class="parametername">RESET_VALUE</td>
|
|
<td class="parametervalue">7</td>
|
|
</tr>
|
|
</table>
|
|
</td>
|
|
</tr>
|
|
</table>
|
|
</div>
|
|
<a name="module_subsys_periph_pb_cpu_0"> </a>
|
|
<div>
|
|
<hr/>
|
|
<h2>subsys_periph_pb_cpu_0</h2>altera_avalon_mm_bridge v20.1.0
|
|
<br/>
|
|
<div class="greydiv">
|
|
<table class="connectionboxes">
|
|
<tr>
|
|
<td class="neighbor" rowspan="2">
|
|
<a href="#module_subsys_periph_periph_clk">subsys_periph_periph_clk</a>
|
|
</td>
|
|
<td class="from">out_clk  </td>
|
|
<td class="main" rowspan="19">subsys_periph_pb_cpu_0</td>
|
|
</tr>
|
|
<tr>
|
|
<td class="to">  clk</td>
|
|
</tr>
|
|
<tr style="height:6px">
|
|
<td></td>
|
|
</tr>
|
|
<tr>
|
|
<td class="neighbor" rowspan="2">
|
|
<a href="#module_subsys_periph_periph_rst_in">subsys_periph_periph_rst_in</a>
|
|
</td>
|
|
<td class="from">out_reset  </td>
|
|
</tr>
|
|
<tr>
|
|
<td class="to">  reset</td>
|
|
</tr>
|
|
<tr style="height:6px">
|
|
<td></td>
|
|
</tr>
|
|
<tr>
|
|
<td class="neighbor" rowspan="2">
|
|
<a href="#module_subsys_hps_agilex_hps">subsys_hps_agilex_hps</a>
|
|
</td>
|
|
<td class="from">lwhps2fpga  </td>
|
|
</tr>
|
|
<tr>
|
|
<td class="to">  s0</td>
|
|
</tr>
|
|
<tr>
|
|
<td></td>
|
|
<td></td>
|
|
<td class="from">m0  </td>
|
|
<td class="neighbor" rowspan="2">
|
|
<a href="#module_subsys_periph_sysid">subsys_periph_sysid</a>
|
|
</td>
|
|
</tr>
|
|
<tr>
|
|
<td></td>
|
|
<td></td>
|
|
<td class="to">  control_slave</td>
|
|
</tr>
|
|
<tr style="height:6px">
|
|
<td></td>
|
|
</tr>
|
|
<tr>
|
|
<td></td>
|
|
<td></td>
|
|
<td class="from">m0  </td>
|
|
<td class="neighbor" rowspan="2">
|
|
<a href="#module_subsys_periph_led_pio">subsys_periph_led_pio</a>
|
|
</td>
|
|
</tr>
|
|
<tr>
|
|
<td></td>
|
|
<td></td>
|
|
<td class="to">  s1</td>
|
|
</tr>
|
|
<tr style="height:6px">
|
|
<td></td>
|
|
</tr>
|
|
<tr>
|
|
<td></td>
|
|
<td></td>
|
|
<td class="from">m0  </td>
|
|
<td class="neighbor" rowspan="2">
|
|
<a href="#module_subsys_periph_dipsw_pio">subsys_periph_dipsw_pio</a>
|
|
</td>
|
|
</tr>
|
|
<tr>
|
|
<td></td>
|
|
<td></td>
|
|
<td class="to">  s1</td>
|
|
</tr>
|
|
<tr style="height:6px">
|
|
<td></td>
|
|
</tr>
|
|
<tr>
|
|
<td></td>
|
|
<td></td>
|
|
<td class="from">m0  </td>
|
|
<td class="neighbor" rowspan="2">
|
|
<a href="#module_subsys_periph_button_pio">subsys_periph_button_pio</a>
|
|
</td>
|
|
</tr>
|
|
<tr>
|
|
<td></td>
|
|
<td></td>
|
|
<td class="to">  s1</td>
|
|
</tr>
|
|
</table>
|
|
</div>
|
|
<br/>
|
|
<br/>
|
|
<table class="flowbox">
|
|
<tr>
|
|
<td class="parametersbox">
|
|
<h2>Parameters</h2>
|
|
<table>
|
|
<tr>
|
|
<td class="parametername">generateLegacySim</td>
|
|
<td class="parametervalue">false</td>
|
|
</tr>
|
|
</table>
|
|
</td>
|
|
</tr>
|
|
</table>  
|
|
<table class="flowbox">
|
|
<tr>
|
|
<td class="parametersbox">
|
|
<h2>Software Assignments</h2>(none)</td>
|
|
</tr>
|
|
</table>
|
|
</div>
|
|
<a name="module_subsys_periph_periph_clk"> </a>
|
|
<div>
|
|
<hr/>
|
|
<h2>subsys_periph_periph_clk</h2>altera_clock_bridge v19.2.0
|
|
<br/>
|
|
<div class="greydiv">
|
|
<table class="connectionboxes">
|
|
<tr>
|
|
<td class="neighbor" rowspan="2">
|
|
<a href="#module_clk_100">clk_100</a>
|
|
</td>
|
|
<td class="from">out_clk  </td>
|
|
<td class="main" rowspan="16">subsys_periph_periph_clk</td>
|
|
</tr>
|
|
<tr>
|
|
<td class="to">  in_clk</td>
|
|
</tr>
|
|
<tr>
|
|
<td></td>
|
|
<td></td>
|
|
<td class="from">out_clk  </td>
|
|
<td class="neighbor" rowspan="2">
|
|
<a href="#module_subsys_periph_sysid">subsys_periph_sysid</a>
|
|
</td>
|
|
</tr>
|
|
<tr>
|
|
<td></td>
|
|
<td></td>
|
|
<td class="to">  clk</td>
|
|
</tr>
|
|
<tr style="height:6px">
|
|
<td></td>
|
|
</tr>
|
|
<tr>
|
|
<td></td>
|
|
<td></td>
|
|
<td class="from">out_clk  </td>
|
|
<td class="neighbor" rowspan="2">
|
|
<a href="#module_subsys_periph_pb_cpu_0">subsys_periph_pb_cpu_0</a>
|
|
</td>
|
|
</tr>
|
|
<tr>
|
|
<td></td>
|
|
<td></td>
|
|
<td class="to">  clk</td>
|
|
</tr>
|
|
<tr style="height:6px">
|
|
<td></td>
|
|
</tr>
|
|
<tr>
|
|
<td></td>
|
|
<td></td>
|
|
<td class="from">out_clk  </td>
|
|
<td class="neighbor" rowspan="2">
|
|
<a href="#module_subsys_periph_led_pio">subsys_periph_led_pio</a>
|
|
</td>
|
|
</tr>
|
|
<tr>
|
|
<td></td>
|
|
<td></td>
|
|
<td class="to">  clk</td>
|
|
</tr>
|
|
<tr style="height:6px">
|
|
<td></td>
|
|
</tr>
|
|
<tr>
|
|
<td></td>
|
|
<td></td>
|
|
<td class="from">out_clk  </td>
|
|
<td class="neighbor" rowspan="2">
|
|
<a href="#module_subsys_periph_dipsw_pio">subsys_periph_dipsw_pio</a>
|
|
</td>
|
|
</tr>
|
|
<tr>
|
|
<td></td>
|
|
<td></td>
|
|
<td class="to">  clk</td>
|
|
</tr>
|
|
<tr style="height:6px">
|
|
<td></td>
|
|
</tr>
|
|
<tr>
|
|
<td></td>
|
|
<td></td>
|
|
<td class="from">out_clk  </td>
|
|
<td class="neighbor" rowspan="2">
|
|
<a href="#module_subsys_periph_button_pio">subsys_periph_button_pio</a>
|
|
</td>
|
|
</tr>
|
|
<tr>
|
|
<td></td>
|
|
<td></td>
|
|
<td class="to">  clk</td>
|
|
</tr>
|
|
</table>
|
|
</div>
|
|
<br/>
|
|
<br/>
|
|
<table class="flowbox">
|
|
<tr>
|
|
<td class="parametersbox">
|
|
<h2>Parameters</h2>
|
|
<table>
|
|
<tr>
|
|
<td class="parametername">generateLegacySim</td>
|
|
<td class="parametervalue">false</td>
|
|
</tr>
|
|
</table>
|
|
</td>
|
|
</tr>
|
|
</table>  
|
|
<table class="flowbox">
|
|
<tr>
|
|
<td class="parametersbox">
|
|
<h2>Software Assignments</h2>(none)</td>
|
|
</tr>
|
|
</table>
|
|
</div>
|
|
<a name="module_subsys_periph_periph_rst_in"> </a>
|
|
<div>
|
|
<hr/>
|
|
<h2>subsys_periph_periph_rst_in</h2>altera_reset_bridge v19.2.0
|
|
<br/>
|
|
<div class="greydiv">
|
|
<table class="connectionboxes">
|
|
<tr>
|
|
<td class="neighbor" rowspan="2">
|
|
<a href="#module_rst_in">rst_in</a>
|
|
</td>
|
|
<td class="from">out_reset  </td>
|
|
<td class="main" rowspan="16">subsys_periph_periph_rst_in</td>
|
|
</tr>
|
|
<tr>
|
|
<td class="to">  in_reset</td>
|
|
</tr>
|
|
<tr>
|
|
<td></td>
|
|
<td></td>
|
|
<td class="from">out_reset  </td>
|
|
<td class="neighbor" rowspan="2">
|
|
<a href="#module_subsys_periph_sysid">subsys_periph_sysid</a>
|
|
</td>
|
|
</tr>
|
|
<tr>
|
|
<td></td>
|
|
<td></td>
|
|
<td class="to">  reset</td>
|
|
</tr>
|
|
<tr style="height:6px">
|
|
<td></td>
|
|
</tr>
|
|
<tr>
|
|
<td></td>
|
|
<td></td>
|
|
<td class="from">out_reset  </td>
|
|
<td class="neighbor" rowspan="2">
|
|
<a href="#module_subsys_periph_led_pio">subsys_periph_led_pio</a>
|
|
</td>
|
|
</tr>
|
|
<tr>
|
|
<td></td>
|
|
<td></td>
|
|
<td class="to">  reset</td>
|
|
</tr>
|
|
<tr style="height:6px">
|
|
<td></td>
|
|
</tr>
|
|
<tr>
|
|
<td></td>
|
|
<td></td>
|
|
<td class="from">out_reset  </td>
|
|
<td class="neighbor" rowspan="2">
|
|
<a href="#module_subsys_periph_dipsw_pio">subsys_periph_dipsw_pio</a>
|
|
</td>
|
|
</tr>
|
|
<tr>
|
|
<td></td>
|
|
<td></td>
|
|
<td class="to">  reset</td>
|
|
</tr>
|
|
<tr style="height:6px">
|
|
<td></td>
|
|
</tr>
|
|
<tr>
|
|
<td></td>
|
|
<td></td>
|
|
<td class="from">out_reset  </td>
|
|
<td class="neighbor" rowspan="2">
|
|
<a href="#module_subsys_periph_button_pio">subsys_periph_button_pio</a>
|
|
</td>
|
|
</tr>
|
|
<tr>
|
|
<td></td>
|
|
<td></td>
|
|
<td class="to">  reset</td>
|
|
</tr>
|
|
<tr style="height:6px">
|
|
<td></td>
|
|
</tr>
|
|
<tr>
|
|
<td></td>
|
|
<td></td>
|
|
<td class="from">out_reset  </td>
|
|
<td class="neighbor" rowspan="2">
|
|
<a href="#module_subsys_periph_pb_cpu_0">subsys_periph_pb_cpu_0</a>
|
|
</td>
|
|
</tr>
|
|
<tr>
|
|
<td></td>
|
|
<td></td>
|
|
<td class="to">  reset</td>
|
|
</tr>
|
|
</table>
|
|
</div>
|
|
<br/>
|
|
<br/>
|
|
<table class="flowbox">
|
|
<tr>
|
|
<td class="parametersbox">
|
|
<h2>Parameters</h2>
|
|
<table>
|
|
<tr>
|
|
<td class="parametername">generateLegacySim</td>
|
|
<td class="parametervalue">false</td>
|
|
</tr>
|
|
</table>
|
|
</td>
|
|
</tr>
|
|
</table>  
|
|
<table class="flowbox">
|
|
<tr>
|
|
<td class="parametersbox">
|
|
<h2>Software Assignments</h2>(none)</td>
|
|
</tr>
|
|
</table>
|
|
</div>
|
|
<a name="module_subsys_periph_sysid"> </a>
|
|
<div>
|
|
<hr/>
|
|
<h2>subsys_periph_sysid</h2>altera_avalon_sysid_qsys v19.1.7
|
|
<br/>
|
|
<div class="greydiv">
|
|
<table class="connectionboxes">
|
|
<tr>
|
|
<td class="neighbor" rowspan="2">
|
|
<a href="#module_subsys_periph_pb_cpu_0">subsys_periph_pb_cpu_0</a>
|
|
</td>
|
|
<td class="from">m0  </td>
|
|
<td class="main" rowspan="8">subsys_periph_sysid</td>
|
|
</tr>
|
|
<tr>
|
|
<td class="to">  control_slave</td>
|
|
</tr>
|
|
<tr style="height:6px">
|
|
<td></td>
|
|
</tr>
|
|
<tr>
|
|
<td class="neighbor" rowspan="2">
|
|
<a href="#module_subsys_periph_periph_clk">subsys_periph_periph_clk</a>
|
|
</td>
|
|
<td class="from">out_clk  </td>
|
|
</tr>
|
|
<tr>
|
|
<td class="to">  clk</td>
|
|
</tr>
|
|
<tr style="height:6px">
|
|
<td></td>
|
|
</tr>
|
|
<tr>
|
|
<td class="neighbor" rowspan="2">
|
|
<a href="#module_subsys_periph_periph_rst_in">subsys_periph_periph_rst_in</a>
|
|
</td>
|
|
<td class="from">out_reset  </td>
|
|
</tr>
|
|
<tr>
|
|
<td class="to">  reset</td>
|
|
</tr>
|
|
</table>
|
|
</div>
|
|
<br/>
|
|
<br/>
|
|
<table class="flowbox">
|
|
<tr>
|
|
<td class="parametersbox">
|
|
<h2>Parameters</h2>
|
|
<table>
|
|
<tr>
|
|
<td class="parametername">generateLegacySim</td>
|
|
<td class="parametervalue">false</td>
|
|
</tr>
|
|
</table>
|
|
</td>
|
|
</tr>
|
|
</table>  
|
|
<table class="flowbox">
|
|
<tr>
|
|
<td class="parametersbox">
|
|
<h2>Software Assignments</h2>
|
|
<table>
|
|
<tr>
|
|
<td class="parametername">ID</td>
|
|
<td class="parametervalue">-1395275010</td>
|
|
</tr>
|
|
<tr>
|
|
<td class="parametername">TIMESTAMP</td>
|
|
<td class="parametervalue">0</td>
|
|
</tr>
|
|
</table>
|
|
</td>
|
|
</tr>
|
|
</table>
|
|
</div>
|
|
<table class="blueBar">
|
|
<tr>
|
|
<td class="l">generation took 0.01 seconds</td>
|
|
<td class="r">rendering took 0.08 seconds</td>
|
|
</tr>
|
|
</table>
|
|
</body>
|
|
</html>
|