Files
thejayman77 ec82764bef Initial commit: retroDE_ps2 — first-of-its-kind PS2 GS FPGA core (DE25-Nano / Agilex 5)
RTL (GS rasterizer, EE core stub, platform bridge, LPDDR4B path), sim regression
(272 TBs), docs, and tooling. Copyrighted PS2 content (BIOS, game code, GS dumps,
and all dump-derived textures/traces) is excluded via .gitignore and stays local.

Co-Authored-By: Claude Opus 4.8 <noreply@anthropic.com>
2026-06-29 20:10:50 -04:00

105 lines
3.3 KiB
XML

<?xml version="1.0" encoding="UTF-8"?>
<deploy
date="2026.05.11.21:03:48"
outputDirectory="/home/ubuntu/FPGA_Projects/retroDE_ps2/synth/de25_nano/top_psmct32_raster_demo/qsys/ip/qsys_top/clk_100/">
<perimeter>
<parameter
name="AUTO_GENERATION_ID"
type="Integer"
defaultValue="0"
onHdl="0"
affectsHdl="1" />
<parameter
name="AUTO_UNIQUE_ID"
type="String"
defaultValue=""
onHdl="0"
affectsHdl="1" />
<parameter
name="AUTO_DEVICE_FAMILY"
type="String"
defaultValue="Agilex 5"
onHdl="0"
affectsHdl="1" />
<parameter
name="AUTO_DEVICE"
type="String"
defaultValue="A5EB013BB23BE4SCS"
onHdl="0"
affectsHdl="1" />
<parameter
name="AUTO_DEVICE_SPEEDGRADE"
type="String"
defaultValue="6"
onHdl="0"
affectsHdl="1" />
<parameter
name="AUTO_BOARD"
type="String"
defaultValue="default"
onHdl="0"
affectsHdl="1" />
<parameter
name="AUTO_IN_CLK_CLOCK_RATE"
type="Long"
defaultValue="-1"
onHdl="0"
affectsHdl="1" />
<parameter
name="AUTO_IN_CLK_CLOCK_DOMAIN"
type="Integer"
defaultValue="-1"
onHdl="0"
affectsHdl="1" />
<parameter
name="AUTO_IN_CLK_RESET_DOMAIN"
type="Integer"
defaultValue="-1"
onHdl="0"
affectsHdl="1" />
<interface name="in_clk" kind="clock" start="0">
<property name="clockRate" value="0" />
<property name="externallyDriven" value="false" />
<property name="ptfSchematicName" value="" />
<port name="in_clk" direction="input" role="clk" width="1" />
</interface>
<interface name="out_clk" kind="clock" start="1">
<property name="associatedDirectClock" value="in_clk" />
<property name="clockRate" value="100000000" />
<property name="clockRateKnown" value="true" />
<property name="externallyDriven" value="false" />
<property name="ptfSchematicName" value="" />
<port name="out_clk" direction="output" role="clk" width="1" />
</interface>
</perimeter>
<entity kind="clk_100" version="1.0" name="clk_100">
<parameter name="AUTO_GENERATION_ID" value="0" />
<parameter name="AUTO_DEVICE" value="A5EB013BB23BE4SCS" />
<parameter name="AUTO_IN_CLK_CLOCK_RATE" value="-1" />
<parameter name="AUTO_DEVICE_FAMILY" value="Agilex 5" />
<parameter name="AUTO_BOARD" value="default" />
<parameter name="AUTO_IN_CLK_RESET_DOMAIN" value="-1" />
<parameter name="AUTO_UNIQUE_ID" value="" />
<parameter name="AUTO_DEVICE_SPEEDGRADE" value="4" />
<parameter name="AUTO_IN_CLK_CLOCK_DOMAIN" value="-1" />
<generatedFiles>
<file
path="/home/ubuntu/FPGA_Projects/retroDE_ps2/synth/de25_nano/top_psmct32_raster_demo/qsys/ip/qsys_top/clk_100/synth/clk_100.v"
attributes="CONTAINS_INLINE_CONFIGURATION" />
</generatedFiles>
<childGeneratedFiles>
<file
path="/home/ubuntu/FPGA_Projects/retroDE_ps2/synth/de25_nano/top_psmct32_raster_demo/qsys/ip/qsys_top/clk_100/synth/clk_100.v"
attributes="CONTAINS_INLINE_CONFIGURATION" />
</childGeneratedFiles>
<sourceFiles>
<file
path="/home/ubuntu/FPGA_Projects/retroDE_ps2/synth/de25_nano/top_psmct32_raster_demo/qsys/ip/qsys_top/clk_100.ip" />
</sourceFiles>
<childSourceFiles/>
<messages>
<message level="Info" culprit="clk_100">"Generating: clk_100"</message>
</messages>
</entity>
</deploy>